

XA-9472
PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the application of:

Yasuhisa SHIMAZAKI et al.

3/a

D. Bell
8/30/01

Appln. No.:

Filed: Herewith

For: SEMICONDUCTOR INTEGRATED CIRCUIT

* * *

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

Prior to examination, please amend the above-identified application as indicated below.

IN THE CLAIMS:

1 8. (Amended) A semiconductor integrated circuit
2 according to claim 6, wherein said first logic gate includes
3 an MIS transistor to which a substrate bias is applied in a
4 reverse direction by a potential in said well region, and said
5 second logic gate includes an MIS transistor to which a
6 substrate bias is applied in a forward direction by a
7 potential in said well region.

1 9. (Amended) A semiconductor integrated circuit
2 according to claim 6, wherein said first logic gate includes a